Clock Tree Optimization Methodologies for Power and Latency Reduction

Widely used clock structures are described, with an emphasis on practical implementations of conventional clock tree structures along with H-Tree.

X