SerDes Designs: Keeping Pace with a Demanding Network Environment

As speed, signal integrity and test boundaries are pushed, cycles of architectural changes and new levels of design innovation for the SerDes chip are only a few of the challenges.